so far everything seems working!
I connected the Xilinx's USB programmer to the JTAG chain of the FPGA ad Impact sees the FPGA:
I'm still waiting an op amp from RS which is supposed arrive tomorrow.
if everything goes well, next weekend I should be able to start to test the input amp. stage!